JPH0254586B2 - - Google Patents

Info

Publication number
JPH0254586B2
JPH0254586B2 JP56171284A JP17128481A JPH0254586B2 JP H0254586 B2 JPH0254586 B2 JP H0254586B2 JP 56171284 A JP56171284 A JP 56171284A JP 17128481 A JP17128481 A JP 17128481A JP H0254586 B2 JPH0254586 B2 JP H0254586B2
Authority
JP
Japan
Prior art keywords
input
gate
line
flip
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56171284A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57100683A (en
Inventor
Aran Reen Toomasu
Maikuru Uebu Debitsudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Control Data Corp
Original Assignee
Control Data Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Control Data Corp filed Critical Control Data Corp
Publication of JPS57100683A publication Critical patent/JPS57100683A/ja
Publication of JPH0254586B2 publication Critical patent/JPH0254586B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R22/00—Arrangements for measuring time integral of electric power or current, e.g. electricity meters
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1032—Reliability improvement, data loss prevention, degraded operation etc

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP56171284A 1980-10-27 1981-10-26 Circuit device for determining minimum use of elements Granted JPS57100683A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/200,876 US4361878A (en) 1980-10-27 1980-10-27 Degradable LRU circuit

Publications (2)

Publication Number Publication Date
JPS57100683A JPS57100683A (en) 1982-06-22
JPH0254586B2 true JPH0254586B2 (en]) 1990-11-22

Family

ID=22743573

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56171284A Granted JPS57100683A (en) 1980-10-27 1981-10-26 Circuit device for determining minimum use of elements

Country Status (6)

Country Link
US (1) US4361878A (en])
EP (1) EP0050919B1 (en])
JP (1) JPS57100683A (en])
AU (1) AU540863B2 (en])
CA (1) CA1185014A (en])
DE (1) DE3176649D1 (en])

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0173556A3 (en) * 1984-08-31 1987-05-27 Texas Instruments Incorporated Hierarchical architecture for determining the least recently used cache memory
EP0309668A3 (de) * 1987-09-30 1990-02-28 Siemens Aktiengesellschaft Schaltungsanordnung zur Realisierung eines LRU (Least Recently Used)-ähnlichen Mechanismus für viele Elemente, insbesondere für Datenverarbeitungssysteme
US5140690A (en) * 1988-06-14 1992-08-18 Mitsubishi Denki Kabushiki Kaisha Least-recently-used circuit
US5983313A (en) * 1996-04-10 1999-11-09 Ramtron International Corporation EDRAM having a dynamically-sized cache memory and associated method
US5809528A (en) * 1996-12-24 1998-09-15 International Business Machines Corporation Method and circuit for a least recently used replacement mechanism and invalidated address handling in a fully associative many-way cache memory
JP2000200221A (ja) * 1998-10-30 2000-07-18 Nec Corp キャッシュメモリ装置及びその制御方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1161930A (en) * 1967-07-11 1969-08-20 Ibm Indicating Circuit
US3737881A (en) * 1972-04-13 1973-06-05 Ibm Implementation of the least recently used (lru) algorithm using magnetic bubble domains
FR116049A (en]) * 1975-03-20
JPS5226124A (en) * 1975-08-22 1977-02-26 Fujitsu Ltd Buffer memory control unit
GB1548401A (en) * 1975-10-08 1979-07-11 Plessey Co Ltd Data processing memory space allocation and deallocation arrangements
JPS53109442A (en) * 1977-03-07 1978-09-25 Hitachi Ltd Information processor
US4168541A (en) * 1978-09-25 1979-09-18 Sperry Rand Corporation Paired least recently used block replacement system

Also Published As

Publication number Publication date
EP0050919A2 (en) 1982-05-05
EP0050919A3 (en) 1984-08-08
AU7603881A (en) 1982-05-06
AU540863B2 (en) 1984-12-06
JPS57100683A (en) 1982-06-22
DE3176649D1 (en) 1988-03-17
EP0050919B1 (en) 1988-02-10
US4361878A (en) 1982-11-30
CA1185014A (en) 1985-04-02

Similar Documents

Publication Publication Date Title
CA1310129C (en) Interface of non-fault tolerant components to fault tolerant system
EP0306244B1 (en) Fault tolerant computer system with fault isolation
JPS63141139A (ja) 構成の変更が可能なコンピュータ
JPH0254586B2 (en])
US4224681A (en) Parity processing in arithmetic operations
JPS6235144B2 (en])
JPS621051A (ja) バス制御装置
JPS6236270B2 (en])
JPS624746B2 (en])
JP2806603B2 (ja) 故障報告回路
JPH03184128A (ja) 二重化計算機システム
JPS6136641B2 (en])
SU1001103A1 (ru) Устройство дл прерывани программ
JPS6020779B2 (ja) 複合形電子計算機システム
JPS5953564B2 (ja) デ−タ処理装置
SU1756889A1 (ru) Устройство дл распределени заданий процессорам
JP2640139B2 (ja) メモリカード
JP3012402B2 (ja) 情報処理システム
JPS6029856A (ja) マルチプロセツサ・システムにおけるロ−カルメモリのアクセス制御方式
JPS61136147A (ja) キヤツシユメモリ制御装置
JPS60101649A (ja) 電子計算機の診断装置
JPS59173822A (ja) バスモニタシステム
JPS62203244A (ja) ハ−ドウエア診断方式
JPS6278660A (ja) デ−タ転送装置
JPH0243634A (ja) 情報処理装置